




UNITED STATES PATENT AND TRADEMARK OFFICE



APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/556,473	04/21/2000	Michael Andrew Mang	0100.0000610	6795
23418 7	7590 01/13/2004		EXAMINER	
	LICE KAUFMAN & I	LI, AIMEE J		
222 N. LASAI CHICAGO, II			ART UNIT	PAPER NUMBER
ŕ			2183	\Diamond
			DATE MAILED: 01/13/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		_		Q,
•		Application No.	Applicant(s)	d
		09/556,473	MANG ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Aimee J Li	2183	
Period f	The MAILING DATE of this commun or Reply	ication appears on the cover sheet	with the correspondence ad	dress
THE - Exte after - If the - If NO - Failt - Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNI Insions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common period for reply specified above is less than thirty (3) period for reply is specified above, the maximum starre to reply within the set or extended period for reply reply received by the Office later than three months a led patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, however, may unication. 0) days, a reply within the statutory minimum of t atutory period will apply and will expire SIX (6) M will, by statute, cause the application to become	a reply be timely filed hirty (30) days will be considered timely ONTHS from the mailing date of this co ABANDONED (35 U.S.C. § 133).	
1)🖂	Responsive to communication(s) file	ed on 31 October 2003.	•	
		b)☐ This action is non-final.		
•	Since this application is in condition closed in accordance with the practi	for allowance except for formal ma		ments is
Disposit	ion of Claims		,	
5)□	Claim(s) 1-20 is/are pending in the a 4a) Of the above claim(s) is/a Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restrict	re withdrawn from consideration.		
Applicat	ion Papers	·		
9)[The specification is objected to by the	e Examiner.	•	
10)	The drawing(s) filed on is/are:	a) ☐ accepted or b) ☐ objected t	o by the Examiner.	
	Applicant may not request that any object	ction to the drawing(s) be held in abey	ance. See 37 CFR 1.85(a).	
	Replacement drawing sheet(s) including		· · · ·	• •
	The oath or declaration is objected to	by the Examiner. Note the attach	ed Office Action or form PT	O-152.
	under 35 U.S.C. §§ 119 and 120			
a) * ; 13)□ / s 3	See the attached detailed Office action Acknowledgment is made of a claim for ince a specific reference was included 7 CFR 1.78.	documents have been received. documents have been received in of the priority documents have bee nal Bureau (PCT Rule 17.2(a)). In for a list of the certified copies no or domestic priority under 35 U.S.C d in the first sentence of the specif	Application No en received in this National sort received. C. § 119(e) (to a provisional fication or in an Application	application)
	i) \square The translation of the foreign land \square			o sposific
rı	eference was included in the first sent	ence of the specification or in an A	Application Data Sheet. 37 (or Specific CFR 1.78.
Attachmen	t(s)	•		
	e of References Cited (PTO-892) to of Draftsperson's Patent Drawing Review (P		v Summary (PTO-413) Paper No(s f Informal Patent Application (PTO	
	mation Disclosure Statement(s) (PTO-1449) Pa			102)

Art Unit: 2183

DETAILED ACTION

Page 2

1. Claims 1-20 have been considered.

Claim Objections

2. Claim 16 is objected to because of the following informalities: Please correct the phrase "at least one additional thread of the plurality of threads subsequent to combing the first set of operands" in claim 16 on page 59, lines 26-27 to read "at least one additional thread of the plurality of threads subsequent to *combining* the first set of operands". The correction is italicized. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-10 and 12-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Alidina et al., U.S. Patent Number 6,446,193 (herein referred to as Alidina) in view of Wilson, U.S. Patent Number 5,896,517 (herein referred to as Wilson).
- 5. Referring to claim 1, Alidina has taught an accumulation circuit that supports a plurality of threads, comprising:
 - a. A first operation unit operably coupled to receive a first operand and a second operand corresponding to an operation code issued, wherein the operation unit combines the first and second operands to produce a first operation result (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3)

Art Unit: 2183

b. A plurality of accumulation registers operably coupled to the first operation unit, wherein each accumulation register of the plurality of accumulation registers

(Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3, element 30)

- c. A selection block operably coupled to the plurality of accumulation registers and the first operation unit, wherein the selection block selects the second operand provided to the first operation unit from a set of potential operands, wherein the set of potential operands includes contents of each accumulation register of the plurality of accumulation registers (Alidina column 4, lines 63-66 and Figure 3, element SMUX).
- d. Wherein a selected accumulation register stores the first operation result (Alidina column 1, line 64 to column 2, line 5)
- 6. Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.

Art Unit: 2183

- 7. Referring to claim 2, Alidina has taught a control block operably coupled to the selection block and the plurality of accumulation registers, wherein the control block receives information based on the operation code and generates control information provided to the plurality of accumulation registers and the selection block, wherein the control information provided to the plurality of accumulation registers causes the selected accumulation register to store the result when the operation code corresponds to an accumulate operation (Alidina column 5, lines 8-18). Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.
- 8. Referring to claim 3, Alidina has taught wherein when the operation code corresponds to an accumulate operation, the control block provides the control information to the selection block such that the selection block selects a current value stored in the selected accumulation register as the second operand (Alidina columns 1-2, lines 64-5 and Figure 3).
- 9. Referring to claim 4, Alidina has taught wherein the first operation unit performs an addition operation such that the result of an accumulate operation is a sum of the current value

Page 5

Art Unit: 2183

stored in the selected accumulation register and the first operand (Alidina columns 1-2, lines 64-5 and Figure 3).

- 10. Referring to claim 5, Alidina has taught a second operation unit operably coupled to the first operation unit, wherein the second operation unit is operably coupled to receive a third operand and a fourth operand, wherein the second operation unit combines the third and fourth operands to produce a second operation result, wherein the second operation result is provided to the first operation unit as the first operand (Alidina columns 4-5, lines 26-7 and Figure 3).
- 11. Referring to claim 6, Alidina has taught wherein the second operation unit performs multiplication operations such that a plurality of multiply and accumulate functions are supported by multi-thread accumulation circuit (Alidina column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3). Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.
- 12. Referring to claim 7, Alidina has not taught an arbitration module operably coupled to the control block and the second operation unit, wherein the arbitration module receives operation codes from a plurality of thread controllers corresponding to the plurality of threads, wherein the

Page 6

Art Unit: 2183

arbitration module determines order of execution of the operation codes received. Wilson has taught an arbitration module operably coupled to the control block and the second operation unit, wherein the arbitration module receives operation codes from a plurality of thread controllers corresponding to the plurality of threads, wherein the arbitration module determines order of execution of the operation codes received (Wilson column 2, lines 14-65). In regards to Wilson, it inherent that there must be a unit that controls which thread is being executed. A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.

- 13. Referring to claim 8, Alidina has taught wherein the multi-thread accumulation circuit is included in a vector engine that performs at least one of dot product operations, vector multiply accumulate operations, vector addition operations, and vector multiplication operations (Alidina column 2, lines 57-60).
- Referring to claim 9, Alidina has taught a memory operably coupled to the selection block, the first operation unit, and the control block, wherein the memory stores the first operation result produced by the first operation unit, wherein contents of the memory are selectively included in the set of potential operands based on a portion of the control information generated by the control block (Alidina column 2, lines 12-19 and 46-48; columns 4-5, lines 26-7, and Figure 3).

Art Unit: 2183

15. Referring to claim 10, Alidina has taught wherein at least a portion of the plurality of accumulation registers include a first register section and a second register section, wherein the first register section is used for accumulation operations corresponding to a first set of operation codes and the second section is used for accumulation operations corresponding to a second set of operation codes (Alidina columns 1-2, lines 54-15 and Figure 1).

- 16. Referring to claim 12, Alidina has taught a method for performing a plurality of combine and accumulate operations, comprising:
 - a. Receiving a first set of operands, wherein the first set of operands corresponds to a first accumulation operation (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3)
 - b. Combining the first set of operands to produce a first result (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3)
 - c. Storing the first result in the selected accumulation register to produce a first accumulated value (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3)
 - d. Receiving a second set of operands corresponding to the selected thread, wherein the second set of operands corresponds to a second accumulation operation (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3)
 - e. Combining the second set of operands to produce a second result (Alidina

 Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3)

Art Unit: 2183

f. Combining the second result with the first accumulated value to produce a second accumulated value (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3)

- g. Storing the second accumulated value in the selected register to produce a second accumulated result (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5; lines 26-7; and Figure 3).
- h. Selecting a selected accumulation register from a plurality of accumulation registers (Alidina column 1, line 64 to column 2, line 5)
- 17. Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.
- 18. Referring to claim 13, Alidina has taught wherein combining the first set of operands includes combining the first set of operands using a multiplication operation, and wherein the combining the second set of operations further comprises combining the second set of operands using a multiplication operation (Alidina column 2, lines 46-481 columns 4-5, lines 26-7; and Figure 3).

Art Unit: 2183

- 19. Referring to claim 14, Alidina has taught wherein combining the second result with the first accumulated value further comprises combining the second result with the first accumulated value using an addition operation such that a multiply and accumulate operation for the first and second sets of operands is achieved (Alidina column 2, lines 46-65).
- 20. Referring to claim 15, Alidina has taught the method comprises:
 - a. Receiving subsequent sets of operands corresponding to subsequent accumulation operations (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3);
 - b. For each subsequent set of operands:
 - i. Combining the subsequent set of operands to produce a subsequent result
 (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 267; and Figure 3)
 - ii. Combining the subsequent result with a current value stored in the selected accumulation register to produce a subsequent accumulated result (Alidina Abstract, lines 1-4; columns 1-2, lines 64-5; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3)
 - Storing the subsequent accumulated result in the selected accumulation register such that the current value stored in the selected accumulation register is updated (Alidina Abstract, lines 1-4; columns 1-2, lines 64-5; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3).
 - c. (Alidina column 1, line 64 to column 2, line 5)

Art Unit: 2183

21. Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.

Page 10

22. Referring to claim 16, Alidina has taught performing combination operations subsequent to combining the first set of operands and prior to combining the second set of operands (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3). Alidina has not taught the operations corresponding to at least one additional thread of the plurality of threads. Wilson has taught the operations corresponding to at least one additional thread of the plurality of threads (Wilson column 2, lines 46-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.

Page 11

Application/Control Number: 09/556,473

Art Unit: 2183

23. Referring to claim 17, Alidina has taught a multi-thread multiply and accumulate circuit, comprising:

- a. A multiplier operably coupled to the arbitration module, wherein the multiplier combines a set of operands corresponding to each command code being executed to produce a product from which the command code being executed originated (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3)
- b. An adder operably coupled to the multiplier, wherein the adder combines the product of the multiplier with a second operand that is received to produce a sum (Alidina Abstract, lines 1-4; column 2, lines 46-48; columns 4-5, lines 26-7; and Figure 3)
- c. A plurality of accumulation registers operably coupled to the adder, wherein each of the plurality of accumulation registers (Alidina Abstract, lines 1-4; column 2; lines 46-48; columns 4-5, lines 26-7; and Figure 3)
- d. A selection block operably coupled to the plurality of accumulation registers and the adder, wherein the selection block selects the second operand from a set of potential operands based on control information derived from the command code being executed, wherein the set of potential operands includes values stored in each of the plurality of accumulation registers (Alidina column 4, lines 63-66 and Figure 3, element SMUX).
- e. Wherein a selected accumulation register stores the sum corresponding to the selected thread

Art Unit: 2183

- Alidina has not taught multi-threading and having registers and operands which correspond to each individual thread. Wilson has taught multi-threading and having registers and operands which correspond to each individual thread (Wilson column 2, lines 14-65). A person of ordinary skill in the art, and as taught in Wilson, would recognize that multi-threading increases the speed and efficiency in the processor by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.
- 25. In addition, Alidina has not explicitly taught an arbitration module that receives command codes corresponding to a plurality of threads, wherein at least a portion of the command codes correspond to multiply and accumulate operations, wherein the arbitration module determines an order of execution of the command codes. However, Alidina has taught a control means corresponding to command codes (Alidina column 5, lines 8-18). Wilson has taught multi-threading with separate resources, including control resources, for each thread (Wilson column 2, lines 46-65). In regards to Wilson, it inherent that there must be a unit that controls which thread is being executed. It would have been obvious to a person of ordinary skill in the art to incorporate the multi-threading of Wilson, because multi-threading increases speed by allowing the processor to run other procedures while waiting for a longer background operations, such as accessing slower memory, to complete. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate

Art Unit: 2183

the multi-threading of Wilson in the device of Alidina to increase speed and decrease processor idle time.

- Referring to claim 18, Alidina has taught wherein the set of potential operands includes at least one additional operand, wherein the at least one additional operand is at least one of a constant, a state variable, and data stored in a memory structure as a result of previous operations performed by the circuit (Alidina column 2, lines 12-19 and 46-48; columns 4-5, lines 26-7; and Figure 3).
- 27. Referring to claim 19, Alidina has taught wherein at least a portion of the plurality of accumulation registers include a first register section and a second register section, wherein the first register section is used for accumulation operations corresponding to a first set of operation codes and the second section is used for accumulation operations corresponding to a second set of operation codes (Alidina columns 1-2, lines 54-15 and Figure 1).
- 28. Claims 11 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Alidina et al., U.S. Patent Number 6,446,193 (herein referred to as Alidina) in view of Wilson, U.S. Patent Number 5,896,517 (herein referred to as Wilson) as applied to claims 10 and 19 above, and further in view of Berkaloff, U.S. Patent Number 5,673,377 (herein referred to as Berkaloff).
- 29. Referring to claim 11, Alidina has not explicitly taught wherein the first register section accumulates diffuse color information corresponding to graphics primitives, and wherein the second register section accumulates specular color information corresponding to the graphics primitives. However, Alidina has taught that DSP processors are optimal for certain graphical and audio operations requiring multiplication, accumulation, and other processor intensive operations. Berkaloff has taught that diffuse and specular color information is needed for 3-D

Art Unit: 2183

graphical calculations (Berkaloff column 1, lines 17-59). It would have been obvious to one of

ordinary skill in the art to incorporate the color information of Berkaloff, because it is needed in

the calculations to create effective images. Therefore, it would have been obvious to a person of

ordinary skill in the art at the time the invention was made to incorporate the color information

of Berkaloff in the device of Alidina.

30. Referring to claim 20, Alidina has not explicitly taught wherein the first register section

accumulates diffuse color information corresponding to graphics primitives, and wherein the

second register section accumulates specular color information corresponding to the graphics

primitives. However, Alidina has taught that DSP processors are optimal for certain graphical

and audio operations requiring multiplication, accumulation, and other processor intensive

operations. Berkaloff has taught that diffuse and specular color information is needed for 3-D

graphical calculations (Berkaloff column 1, lines 17-59). It would have been obvious to one of

ordinary skill in the art to incorporate the color information of Berkaloff, because it is needed in

the calculations to create effective images. Therefore, it would have been obvious to a person of

ordinary skill in the art at the time the invention was made to incorporate the color information

of Berkaloff in the device of Alidina.

Response to Arguments

31. Applicant's arguments filed 31 October 2003 have been fully considered but they are not

persuasive.

32. On pages 3-6 and 11, Applicants argue in essence

Art Unit: 2183

"Therefore, the combination of *Alidina* in view of *Wilson*, as cited, teaches away from the claims and fails to teach each and every element as arranged in the claims."

- This has not been found persuasive. The sentence being referred to in Wilson has been read out of context. Read in context with the rest of the cited section, a person of ordinary skill in the art would recognize that Wilson is teaching that, in a multi-threaded system, to increase efficiency, it is desirable to minimize the overhead costs. This does not teach away from multi-threading. The statements in Wilson, when read in context, are teaching how to increase the efficiency of multi-threaded systems.
- 34. On pages 7 8, and 10, Applicants argue in essence
 - "... Applicant requests that the Examiner show which block is the first operation unit...the path, as asserted, passes through other blocks...
 - ...Alidina fails to teach at least 'wherein the operation unit combines the first and second operands to produce a first operation result corresponding to the selected thread'...'wherein the selection block selects the second operand provided to the first operation unit from a set of potential operands, wherein the set of potential operands includes contents of each accumulation register of the plurality of accumulation registers'..."
- 35. This has not been found persuasive. It does not matter which block in Figure 3 is considered a first operation unit. The operational units are the ALU/ACS, ADD, and BMU. Even the ASHIFT and multiplier units (M1 and M2) may be considered operational units, since

Art Unit: 2183

they manipulate the data in some form. Which unit is considered the first operation unit does not matter. As long as there is an operation unit present, then there is a first operation unit. As for the path, which passes through other blocks, the claim language states "comprising" which is open. As long as the elements recited in the claim are taught in the reference, the extraneous elements do not matter. The SMUX selects which data to store in the accumulation register. The accumulation registers output data to the MUXs providing and selecting data to the operation units, which output data to the SMUX and the process repeats.

- 36. On page 7, Applicants argue in essence
 - "...Accordingly, the complex arithmetic unit taught by *Alidina* actually teaches away from the claimed invention because the added complexity and the resultant reduction of speed and performance would not be suitable for performing process swapping in a multi-thread environment..."
- 37. This has not been found persuasive. The examiner is unsure how this argument is related to the claim language and related art of the invention. This appears to be an assertion by the attorney. Please see MPEP §2107.
- On page 9, Applicants argue in essence "... Applicants cannot find where *Alidina* teaches multi-threaded processing...". This has not been found persuasive. Wilson was relied upon to teach multi-threading. Please see above rejection. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Art Unit: 2183

39. On page 11, Applicants argue in essence "The Office Action fails to show how Alidina teaches that the bus-accessible control registers are equivalent to the control block as claimed...". This has not been found persuasive. It is inherent that the control registers provide control information for the accumulation registers. A person of ordinary skill in the art would know that the function of the control unit is inherent to a device in order for the device to operate properly. A person of ordinary skill in the art would know that sometimes there is no one central control block, but control registers, as described in Alidina, and this information is interpreted in the specific device it effects. Please see attached Hamacher, Vranesi, and Zaky for further information about control registers and control blocks.

Conclusion

- 40. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 41. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2183

42. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Aimee J Li whose telephone number is (703) 305-7596. The

examiner can normally be reached on M-T 7:30am-5:00pm.

43. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone numbers for the

organization where this application or proceeding is assigned are (703) 746-7239 for regular

communications and (703) 746-7238 for After Final communications.

44. Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305-3900.

Aimee J. Li Examiner Art Unit 2183

Page 18

January 12, 2004

EDDIE CHAN EXAMINER

SUPERVISORY PATENT EXAMINATION
TECHNOLOGY CENTER 2100